

WEST**Freeform Search****Database:**

US Patents Full-Text Database
JPO Abstracts Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Term:

super ADJ VGA and DLP

Display: **Documents in Display Format:** **Starting with Number** **Generate:** ☐ Hit List ☒ Hit Count ☐ Image

Search

Clear

Help

Logout

Interrupt

Main Menu

Show S Numbers

Edit S Numbers

Preferences

Search History**Today's Date:** 11/15/2000

<u>DB Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
USPT,JPAB,EPAB	super ADJ VGA and DLP	2	<u>L3</u>
USPT,JPAB,EPAB	SVGA adj DLP	0	<u>L2</u>
USPT,JPAB,EPAB	lithography and light NEAR4 modulat\$3 and SVGADLP	0	<u>L1</u>

WEST[Generate Collection](#)**Search Results - Record(s) 1 through 2 of 2 returned.**☐ 1. Document ID: US 6105119 A

L3: Entry 1 of 2

File: USPT

Aug 15, 2000

US-PAT-NO: 6105119

DOCUMENT-IDENTIFIER: US 6105119 A

TITLE: Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	KWIC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	-----------	-------

☐ 2. Document ID: US 5909559 A

L3: Entry 2 of 2

File: USPT

Jun 1, 1999

US-PAT-NO: 5909559

DOCUMENT-IDENTIFIER: US 5909559 A

TITLE: Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width

Full	Title	Citation	Front	Review	Classification	Date	Reference	Claims	KWIC	Draw Desc	Image
------	-------	----------	-------	--------	----------------	------	-----------	--------	------	-----------	-------

[Generate Collection](#)

Terms	Documents
super ADJ VGA and DLP	2

[Display](#)[10](#)

Documents, starting with Document:

[2](#)**Display Format:**[TI](#)[Change Format](#)